

SENSE AMPLIFIER CONFIGURATION FOR A SEMICONDUCTOR MEMORY  
DEVICE

Cross-Reference to Related Application:

5 This application is a continuation of copending International Application No. PCT/DE02/00897, filed March 13, 2002, which designated the United States and was not published in English.

Background of the Invention:

Field of the Invention:

10 The invention relates to a sense amplifier configuration for a semiconductor memory device.

Modern semiconductor memory devices have a memory area with a plurality of memory elements or memory cells. The memory elements or memory cells in this case are often produced in a 15 matrix-like configuration and can be addressed via access lines or access lines, for example "bit lines" or "word lines", in order to read and/or to change the memory state or information state of each memory element or of each memory cell.

20 In this case, addressing and hence access are normally effected using corresponding selection devices on the basis of

a row selection, for example for the word lines, and through a column selection, for example for the bit lines. In this context, the system of memory cells configured in matrix form and of the selected and unselected access lines forms a 5 network of nonreactive resistances, with the cell resistances of the individual memory elements or memory cells needing to be taken into account, in particular.

The selection of a corresponding word line and of a corresponding bit line is intended, particularly when reading, 10 to address precisely one well-defined memory cell or one well-defined memory element. Due to the network-like interconnection of the plurality of memory cells in the memory area, however, not only the signal which represents the memory state or information state of the addressed cell but also 15 parasitic signals from the unselected memory elements or memory cells arise and/or access lines which are superimposed on the selected cell's signal which is actually to be detected and analyzed and can result in corruptions.

To suppress these parasitic signals or to minimize them, a 20 sense amplifier is normally used that allows the selected memory area to be isolated from the unselected memory area and the corresponding signals. By way of example, in the case of MRAM storage on cross-point basis, where the memory state or information state of a memory cell is discriminated on the

basis of the size of a cell current which is to be detected, a device is provided which sets the potential difference across the unselected memory area such that the current flowing through this unselected memory area does not decisively 5 influence the detection of the cell current which is actually to be evaluated. In this case, by way of example, "compensation voltage source devices" are used which are produced in the sense amplifier configurations, in particular.

A problem in this context is that, under real conditions, the 10 amplifiers used in this case produce a finite, often also varying voltage offset and additionally have only a finite gain. As a result, the control difference means that parasitic signals still arise that are produced and/or supplied by the unselected memory cells on the corresponding 15 bit line.

To overcome this problem, it has to date been possible to use only conventional methods of offset compensation. Prior-art offset compensation circuits operate slowly, however, and require comparatively large areas on the semiconductor layout.

20 Summary of the Invention:

It is accordingly an object of the invention to provide a sense amplifier configuration for a semiconductor memory device that overcomes the hereinafore-mentioned disadvantages

of the heretofore-known devices of this general type and that ensures particularly rapid and reliable reading of the memory device while having a particularly simple, compact, and space-saving configuration.

5 With the foregoing and other objects in view, there is provided, in accordance with the invention, in a generic-type sense amplifier configuration for a semiconductor memory device or the like, having a memory area including a plurality of memory elements, an input area is provided that is  
10 configured to be connected during operation to the memory area, particularly to selected and connected access line devices, preferably bit line devices and/or word line devices for selected memory cells, thereof in order to sense and/or to ascertain a memory state for at least one selected memory  
15 element in the memory area. In addition, the generic-type sense amplifier configuration has an output area via which an output signal that represents the ascertained memory state can be output during operation. To minimize parasitic signals, a compensation voltage source device is conventionally provided.  
20 This is configured to control a voltage applied to the selected and connected access line device, particularly in relation to an unselected memory area, during operation.

The inventive sense amplifier configuration is characterized in that a compensation current source device is provided. In

line with the invention, this is configured to generate an electric compensation current during operation and to supply it to at least one of the access line devices, particularly the selected and connected bit line device. In this case, in 5 line with the invention, the compensation current and/or its time profile can be chosen and/or is configured such that a potential difference that is basically constant over time can be generated and/or maintained during operation, particularly during a read operation or the like and/or particularly in 10 interaction with the compensation voltage source device, on the selected and connected access line device, particularly the selected and connected bit line device and/or particularly in relation to the unselected memory area.

It is thus a fundamental idea of the inventive sense amplifier 15 configuration for a semiconductor memory device to produce a compensation current source device in addition to the compensation voltage source device. The compensation current source device is connected and configured such that it can supply a compensation current to the selected and connected 20 access line device, namely the bit line device, specifically such that the potential difference dropping across the unselected memory area is basically constant over time. This has the advantage over prior-art sense amplifier configurations that the offset voltage  $V_{OS}$  of the compensation 25 voltage source device can be explicitly taken into account as

well, specifically regardless of its actual value and/or of its time profile. Instead of providing conventional offset compensation - with its drawbacks with regard to its area requirement and the time performance - the invention thus 5 explicitly permits an offset voltage for the compensation voltage source device. The additional and inventively provided compensation current source device then adjusts the compensation current which is to be supplied such that the potential difference across the unselected memory area is at 10 least constant over time. This is because the cell current  $I_C$  flowing through the selected memory area, namely the selected memory cell which is to be read, can then be ascertained basically without disturbance by superimposed signals or parasitic signals and can be read in amplified form by the 15 sense amplifier configuration and evaluated.

Particular preference is given to a sense amplifier configuration that is configured to read a memory cell configuration, preferably including MRAM cells or the like.

It is also preferred for the sense amplifier configuration to 20 be configured by reading the memory area in the memory device using an electric current flowing through a selected memory element, particularly a memory cell or the like.

In this case, provision is made for the sense amplifier configuration to be constructed to output a signal in the form of an electric current or the like as output signal.

To generate the potential difference on the access line 5 device, particularly the selected and connected bit line device and/or particularly in relation to the unselected memory area, the compensation voltage source device has first and second input connections, first and second output connections and an inverting amplifier device, particularly an 10 operational amplifier or the like.

In this case, it is also preferred for the first and second input connections to be connected firstly to the noninverting input and the inverting input of the operational amplifier device and secondly via the input area to a, in particular 15 common, deactivation or equalization potential, particularly for the unselected memory area, or to a corresponding access line device, particularly to the system of the unselected word lines, [lacuna] particularly via the selected, connected access line device or bit line device, to the selected memory 20 element.

Another advantage is that one of the output connections of the compensation voltage source device connects the output of the operational amplifier device, particularly via the selected,

connected access line device or bit line device, to the selected memory element, so that, overall, the potential difference between the unselected memory area and the selected, connected access line device, particularly the 5 selected and connected bit line device, can be controlled by using feedback, particularly toward a value which is basically constant over time. This ensures particularly simple and nonetheless rapid correction of the potential difference that is present across the unselected memory area.

10 In line with another advantageous embodiment of the inventive sense amplifier configuration, the compensation current source device is connected by using a first connection thereof to the selected and connected access line device, particularly to the selected and connected bit line device, and consequently 15 particularly to the second input connection and the second output connection of the compensation voltage source device, in order to supply a compensation current at least in part to the selected and connected access line device during operation.

20 With regard to the operating and control area of the compensation voltage source device, it is particularly advantageous that, in line with another embodiment of the inventive sense amplifier configuration, the compensation current source device is configured to generate and/or

provide, during operation, a compensation current having a value that basically corresponds to or sufficiently exceeds the offset's electric current, which corresponds by any voltage offset in the compensation voltage source device via 5 the resistive network of the memory elements in the entire memory area. That is to say that the relationship

$$I_{comp} \geq \frac{V_{os}}{R_{par'} \parallel R_c} = V_{os} \cdot \frac{R_{par'} + R_c}{R_{par'} \cdot R_c} = \frac{V_{os}}{R_{par}}$$

is advantageously satisfied, where  $R_{par}$  signifies the nonreactive resistance of the entire memory area and is 10 basically represented as a parallel circuit including the nonreactive resistance  $R_{par'}$  of the unselected memory area and the nonreactive resistance  $R_c$  of the selected memory area or of the selected memory cell. In addition,  $I_{comp}$  signifies the compensation current and  $V_{os}$  signifies the inherent voltage 15 offset for the compensation voltage source device in this case.

A particular advantage is that the compensation current source device is configured to carry out trimming and/or self-calibration during operation in order to choose a value for 20 the compensation current that is as close as possible to the value

$$\frac{V_{OS}}{R_{par'} \parallel R_C} = \frac{V_{OS}}{R_{par}}.$$

This achieves optimum suppression of parasitic currents or signals in relation to the cell current  $I_C$  that is to be analyzed.

- 5 For the purpose of analyzing and discriminating the measured cell current or the input signal for the selected memory area, provision is additionally preferably made for an amplification device, particularly a current amplification device or the like, to be produced between the input area and the output
- 10 area in order to receive, during operation, an input signal that basically represents the memory state of a selected memory element via the input area, to generate an amplified signal therefrom and to output this signal via the output area of the sense amplifier configuration.
- 15 To this end, provision is also made for the amplification device to have at least one input connection which is configured to be able to be connected, during operation, to the input area and particularly to the selected and connected access line device, particularly to the selected and connected
- 20 bit line device, and/or the compensation current source device.

In this context, another advantage is that the amplifier device has an output connection that can be connected during operation to the output area of the sense amplifier configuration.

5 To implement the amplifier device, provision is made for it to have two transistor devices, particularly in the form of "MOSFETs" or the like, having source, drain and gate regions, and/or connections. In this context, firstly the source regions or connections and secondly the gate regions or  
10 connections of these transistor devices are connected to one another. In addition, the drain regions and/or connections of the transistor devices are connected to the input connection and the output connection of the amplifier device. This configuration means that a type of input signal mirror or  
15 current mirror having a corresponding gain factor  $n$ , which is defined by the respective transistor devices, is implemented between the input connection and the output connection of the amplifier device. An incoming input signal, for example the cell current  $I_c$ , is thus output, having been reduced by a  
20 compensation current  $I_{comp}$ , in amplified form as an  $n$ -times amplified output signal  $n \times I_{diff} = I_{out}$  on the output area of the sense amplifier configuration.

In this case, the amplifier device is additionally advantageously provided with a second input connection that is

connected to the gate regions and/or connections of the transistor devices in the amplifier device.

As has been illustrated above, the compensation current  $I_{comp}$

should correspond as much as possible to the ideal value

5 indicated above which is obtained on the basis of the offset voltage  $V_{os}$  of the compensation voltage source device. Often, however, this offset voltage  $V_{os}$  will not be known, or it will even vary over time. The result of this, however, is that in particular cases the generated and supplied compensation

10 current  $I_{comp}$  is large, i.e. an offset current exists here.

This can sometimes prevent reliable detection of the cell current  $I_c$  and hence ascertainment of the memory state or information content of the selected memory cell.

To get round this offset problem regarding the compensation

15 current  $I_{comp}$ , another embodiment of the inventive sense

amplifier configuration advantageously provides for a

calibration device to be produced which equalizes an excess

compensation current and/or an excess output signal from the

amplifier device during operation and which performs current

20 storage and current release functions, particularly such that

they can be activated alternately. The effect achieved by

this is that, by way of example, a compensation current that

is produced before a reading operation and does not take into

account a measured cell current  $I_c$ , but rather is produced

basically on the basis of the offset voltage  $V_{OS}$  of the compensation voltage source device, is stored in order to be subsequently supplied back during a reading operation so that it can be deducted the excess compensation current likewise 5 forced by the offset voltage  $V_{OS}$  on the output signal  $I_{out}$ , which means that during the reading operation the output signal  $I_{out}$  ultimately basically represents the measured cell current  $I_c$ .

The calibration device is disposed between the output 10 connection of the amplifier device and the output area of the sense amplifier configuration, specifically with an input connection and a first output connection thereof, in particular. The effect achieved by this is that the calibration takes place directly upstream of the output area 15 of the sense amplifier configuration, and hence the output signal  $I_{out}$  can be directly influenced if appropriate.

The calibration device advantageously has a second output connection. The second output connection is connected to the second connection of the compensation current source device.

20 In addition, the calibration device is equipped with a current storage device in order to perform the current storage or current release functions.

In this case, it is preferred for the current storage device to be configured to store an excess compensation current and/or an excess output signal during operation before a reading state and to supply it/them again, at least in part, 5 during a reading state, particularly from the compensation current source device and/or the amplifier device or to it/them.

The current storage configuration is of particularly simple configuration if it is the form of a transistor device, 10 particularly in the form of a MOSFET or the like, or has such a transistor device.

In this context, provision is then made for the transistor device to be connected by its drain region to the input connection of the calibration device and by its source region 15 via the second output connection of the calibration device to the compensation current source device.

Provision is also made for the current storage device to have a switching device and for the opposing region of the transistor device and of the current storage device to be able 20 to be connected to and isolated from the drain region before and during a reading state in the sense amplifier configuration. The effect achieved by this is that particularly the gate capacitor in the gate region of the

transistor device in the current storage device can be switched as a current storage element.

In addition, provision is advantageously made for the calibration device to have a further switching device which, 5 during operation, can make a direct electrical connection between the input connection and the first output connection of the calibration device during a reading state and can break it before a reading state. The effect achieved by this is that, before a reading state, the generated output signal, 10 which is likewise in excess due to the excess current compensation and thus would not be interrupted as a logic "0", does not appear on the output area of the sense amplifier configuration. On the other hand, the storage and release functions with respect to the storage current through the 15 calibration device during a reading state in the sense amplifier configuration means that the second switching device currently switches a correspondingly reduced output signal  $I_{out}$  to the output area of the sense amplifier configuration.

Other aspects and characteristics of the present invention can 20 be found in the description below:

The reading operation in an MRAM memory based on a cross-point array differs fundamentally from the reading operations in other memory devices, for example DRAMs, EEPROMs, or the like.

To read the content of an MRAM memory cell from a matrix of cross-point cells, the word line containing the selected memory cell is first brought to the required reading voltage  $V_{wl}$ . All the unselected word lines are, by contrast, at an 5 equalization voltage or equipotential voltage  $V_{eq}$ . This voltage differs from the word line voltage or reading voltage  $V_{wl}$ . The unselected bit lines are also at the equipotential voltage or equalization voltage  $V_{eq}$ . The bit line for the selected memory cell is connected to the input of a sense 10 amplifier by using a corresponding column multiplexer or a corresponding column selection device. In this case, the sense amplifier will ideally hold the selected bit line at the potential  $V_{eq}$ , which is thus equal to the potential on the unselected word lines.

15 The voltage difference  $V_{eq}-V_{wl}$  thus drops across the selected memory cell. In line with the MRAM concept, this results in a flow of current  $I_c$  through the selected memory cell. The word line voltage or reading voltage  $V_{wl}$  must be different than the equipotential voltage or equalization voltage  $V_{eq}$ , but can 20 otherwise be lower or higher than the voltage  $V_{eq}$ .

In line with the MRAM concept, the selected memory cell has a high or a low nonreactive resistance  $R_c$ , depending on the programming state, specifically on the basis of whether opposite or equal orientations of the magnetizations of the

soft-magnetic layer and of the hard-magnetic layer exist in the vicinity of the magnetic tunnel layer (MTJ: magnetic tunneling junction). This high or low nonreactive resistance  $R_c$  of the selected memory cell results in a low or high flow 5 of current  $I_c$  through the selected memory cell. The respective cell current  $I_c$  is then evaluated via the selected bit line by the sense amplifier or the sense amplifier configuration and is interpreted and/or output as a logic "0" or "1".

10 Under ideal conditions, the selected bit line and the unselected word lines and bit lines are held at the same potential, namely the equalization or equi-potential potential  $V_{eq}$ . Consequently, parasitic currents ideally do not arise as parasitic signals through the unselected memory cells, or they 15 are eliminated.

Every real amplifier and hence every real compensation voltage source device has an offset voltage and a finite gain. This means that the sense amplifier configuration does not control the voltage of the selected bit line exactly to the value of 20 the equalization voltage or equipotential voltage  $V_{eq}$ . The voltage control difference means that parasitic currents arise, specifically through the unselected memory cells that are on the selected bit line.

One option for reducing this voltage control difference and hence the parasitic currents or signals would conventionally be to use a precision amplifier that allows the voltage on the selected bit line to be brought as close as possible to the 5 equipotential voltage  $V_{eq}$ . This conventionally requires time-consuming and slowly operating offset compensation circuits that may be connected to an increased area requirement in the semiconductor layout.

Even if the voltage at the end of the selected bit line is set 10 ideally by a conventional sense amplifier, however, a corresponding cell current  $I_c$  via the nonreactive resistance  $R_c$  of the selected memory cell would produce a voltage drop across the selected bit line, which would then in turn produce 15 corresponding, albeit small, parasitic currents for the transversely running unselected word lines.

The present invention proposes a circuit for a rapid and compactly constructed sense amplifier which is insensitive to the unavoidable control errors due to the unavoidable offset voltages for a finite gain.

20 In this case, despite parasitic effects, such as offset voltages, the finite gain and the voltage drops across the bit lines with a small area [lacuna] rapid evaluation of the

programming state of a selected memory cell which is to be read becomes possible.

Other features that are considered as characteristic for the invention are set forth in the appended claims.

5 Although the invention is illustrated and described herein as embodied in a sense amplifier configuration for a semiconductor memory device, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein  
10 without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description  
15 of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

Fig. 1 is a circuit diagram showing a memory device using a sense amplifier configuration according to the invention;  
20 Fig. 2 is a schematic view showing a first embodiment of the sense amplifier configuration;

Fig. 3 is a schematic view showing a second embodiment of the sense amplifier configuration;

Fig. 4 is a schematic view showing a third embodiment of the sense amplifier configuration; and

5 Fig. 5 is a schematic view showing a sense amplifier configuration according to the prior art.

Description of the Preferred Embodiments:

Referring now to the figures of the drawings in detail and first, particularly to Fig. 1 thereof, there is shown a 10 schematic circuit configuration to show the fundamental configuration of a semiconductor memory device 1 using an inventive sense amplifier configuration 10.

The semiconductor memory device 1 has a memory area 2. This includes a matrix-like configuration of memory cells 3 and 3', 15 the memory cells or memory elements 3' not having been selected for reading in the state of the semiconductor memory device 1 that is shown in Fig. 1. By contrast, the memory element 3 in the memory area 2 has been selected for reading. For this selection, the word line WLi is implemented together 20 with the bit line BLk of the access line devices 6 and 4 by corresponding switching states of the row selectors or multiplexers 8 and column selectors or multiplexers 7. The

selected word line WLi is at the word line voltage or reading voltage Vwl. All unselected word lines and bit lines of the access line devices 6 and 4 are at the equipotential voltage Veq. Ideally, the selected bit line BLk is also at the 5 equipotential voltage Veq at its end, namely on the node 7a and thus in the input area 12 of the inventive sense amplifier configuration 10.

The selected cell 3, which is connected to the word line WLi and the bit line BLk, has a cell resistance Rc which, due to 10 the voltage Veq-Vwl dropping across the nonreactive resistance Rc, results in a corresponding cell current Ic which, in the undisturbed state, currently, responds to the measured current Isense.

First of all, the configuration and manner of operation of a 15 prior-art sense amplifier configuration 100 will be explained with reference to Fig. 5.

This conventional sense amplifier configuration 100 has a compensation voltage source device 20 with input connections 21 and 22 and output connections 23 and 24. In this 20 configuration, the input connections 21 and 22 are connected via the input area 12 to the equalization potential Veq and to the selected bit line BLk of the access line device 4.

A core element of the compensation voltage source device 20 is an operational amplifier 25 having a non-inverting input 25-1 and an inverting input 25-2. The output 25-3 of the operational amplifier 25 is connected to a MOSFET T1, namely 5 to its gate G1. The drain region D1 and the source region S1 form the output connections 23 and 24 of the compensation voltage source device 20. The operational amplifier device 25 has a finite gain factor A and an offset voltage  $V_{OS}$  (shown schematically).

10 The input area 12 connects the conventional sense amplifier configuration 100 to the memory area 2. The unselected memory cells 3' in the memory area 2 form the unselected memory area 2'. This area is connected in parallel, in terms of 15 resistance, with the selected memory cell 3 (which has a nonreactive resistance  $R_C$ ) and has a nonreactive resistance  $R_{par'}$ .

In addition, an amplifier device 40 is provided that is produced between the first output connection 23 of the compensation voltage source 20 and the output area 14 of the 20 sense amplifier configuration 100. This amplifier device 40 is used to amplify the incoming measured current  $I_{sense}$  n times to form an output signal  $I_{out}$ . To this end, two transistor devices T2 and T3 are provided as MOSFETs whose source and gate regions S2, S3 and G2, G3 are respectively

connected to one another in conductive fashion and also to the first output connection 23 of the compensation voltage source device 20. In this way, a current mirror is produced for the measured current  $I_{sense}$  in relation to the source follower  $T_1$ .

5 The nonreactive resistance  $R_C$  of the selected cell 3 is grounded by the selected bit line  $BL_k$  via the word line voltage or the reading voltage  $V_{wl}$ . The remaining unselected memory cells 3' in the unselected memory area 2', which lead from the selected bit line  $BL_k$  to the unselected word lines, 10 which are at the equipotential voltage  $V_{eq}$ , are shown in Fig. 5 - and also in all further figures - by the resistance  $R_{par'}$ . In this case,  $R_{par'}$  denotes the parallel circuit including the unselected memory cells 3'. In this case, this nonreactive resistance  $R_{par'}$  is relatively much smaller than the cell 15 resistance  $R_C$ , which means that even small potential differences across  $R_{par'}$  can cause comparatively large parasitic signals or currents.

The aim of the conventional sense amplifier 100 shown in Fig. 5 is to adjust and control the voltage applied to the end 20 of the bit line  $BL_k$  to the value of the equipotential voltage  $V_{eq}$  as precisely as possible. As a result, virtually no potential difference would drop across the resistance  $R_{par'}$ , and the corresponding parallel-flowing current  $I_{par}$  through the unselected memory area 2' would be negligible. This would

then result in virtually the entire cell current  $I_c$  being able to flow via the selected memory cell 3, via the source follower T1, with amplification by factor  $n$  amplified by the current mirror 40, to the output area 14 of the conventional 5 sense amplifier configuration 100 in the form of an output current  $I_{out}$ .

This ideal reading principle only works correctly, however, if the inherent offset voltage  $V_{os}$  of the conventional sense amplifier configuration 100 or of its operational amplifier 25 10 is negligible or zero so that, with sufficiently high gain  $A$ , the voltage on the selected bit line  $BL_k$  can be controlled to the value of the equipotential voltage  $V_{eq}$  as precisely as possible.

However, just relatively low offset voltages  $V_{os}$  in the range 15 below 1 millivolt on the operational amplifier 25 are enough for the cell current  $I_c$  not to flow into the sense amplifier 100, but rather just to equalize the parasitic current  $I_{par} = V_{os}/R_{par}'$ , which then emerges through the unselected memory 20 area 2'. The amplifier 100 or the operational amplifier 25 then controls the voltage on the selected bit line  $BL_k$  approximately to the value  $V_{eq}-V_{os}$ .

With a negative offset voltage  $V_{os}$ , the amplifier 25 would control the voltage on a selected bit line  $BL_k$  approximately

to the value  $V_{eq}+V_{os}$ . In this case, however, a current change on the bit line node 7a due to the connection of  $R_c$  to the word line voltage or reading voltage  $V_{wl}$  would always be visible as an amplified output current from the sense 5 amplifier 100. This is not sufficient for practical use, however, since with a distribution over the statistical mean, both positive and negative offset voltages  $V_{os}$  with magnitudes of entirely a few millivolts can arise.

One conventional solution to this problem that is often 10 applied is achieved by offset-compensated operational amplifiers. As a result, remaining offset voltages in the operational amplifier 25 used, which are clearly below 1 mV, can be achieved. However, a drawback of this method is that a plurality of clock phases are required for trimming the 15 amplifier. This is a great drawback for use in sense amplifiers 100 in memory applications, because it results in relatively long read-access times and sometimes also results in a relatively high space requirement in the semiconductor memory layout.

20 Fig. 2 now shows the basic configuration of a first embodiment of the inventive sense amplifier configuration 10 in the form of a block diagram, where components and sections which have the same construction or have the same action as in the figures described previously have identical references with

respect to the preceding figures, and a detailed description of these elements is dispensed with at this point.

In comparison with the prior-art configuration shown in Fig. 5, the embodiment shown in Fig. 2 is first additionally provided with a compensation current source device 30, having connections 31 and 32, connected between the selected bit line device BLk or the selected access line device 4 and ground.

The first connection 31 of the compensation current source device 30 is connected to the second output connection 24 and 10 the second input connection 22 of the compensation voltage source device 20 and, correspondingly, to the selected and connected bit line device BLk or access line device 4.

Secondly, to allow for current overcompensation, a corresponding calibration device 50 with connections 51, 52 15 and 53 is provided between the amplifier device 40 and the output area 14 of the sense amplifier configuration 10.

The compensation current source device 30 delivers a compensation current  $I_{comp}$  which corresponds to or exceeds the ideal value

$$20 \quad \frac{V_{os}}{R_{par'} \parallel R_C} = \frac{V_{os}}{R_{par}}$$

as far as possible.

To avoid any offset problems regarding current overcompensation by the compensation current source device 30, the calibration device 50 is provided. Before a reading state in the sense amplifier configuration 10, the calibration device 5 50 can isolate the output area 14 of the sense amplifier configuration 10 and can store the correspondingly overcompensated current  $I_{comp}$ , possibly having been amplified, in the calibration device 50 and, when a read state exists in the sense amplifier configuration 10, can supply it again for 10 compensation purposes as appropriate when the output area 14 of the sense amplifier configuration 10 is connected.

Fig. 3 shows a more detailed illustration of the embodiment from Fig. 2 in the form of a schematic circuit diagram, where again circuit elements that are identical or have the same 15 action are provided with identical references, and the corresponding descriptions are not repeated.

In this case, the compensation voltage source device 20 is again formed, as in the case of the embodiment from Fig. 5, by a series circuit including an operational amplifier 25 and a 20 MOSFET T1. The MOSFET T1 is used as a source follower for current transfer to the amplifier device 40 and MOSFET T1 is in the embodiment shown in Fig. 5.

Before the reading operation, all the word lines in the memory area 2 are at the same equipotential voltage or equalization voltage  $V_{eq}$ . Upon selection, the reading potential or word line potential  $V_{wl}$  is then supplied as a result of 5 corresponding selection.

The task of the operational amplifier 25 with the gain  $A$  is to hold constant the voltage applied to the end of the bit line via the source follower or MOSFET  $T_1$  and the compensation current source device 30 with the corresponding compensation 10 current  $I_{comp}$ . The only important factor in this context is the controlled constancy of the bit line voltage on the bit line  $BL_k$ . The absolute value of the potential difference can deviate freely from the ideal voltage  $V_{eq}$  by an offset voltage  $V_{os}$ , even one that is unknown, however.

15 For a positive offset voltage  $V_{os}$ , the operational amplifier 25 adjusts the voltage on the selected bit line  $BL_k$  approximately to the value  $V_{eq}-V_{os}$ . In this case, the compensation current  $I_{comp}$  ideally has a value of

$$\frac{V_{os}}{R_{par'} \parallel R_C} = \frac{V_{os}}{R_{par}}.$$

20 If the value of the compensation current  $I_{comp}$  is below this value, then a value greater than  $V_{eq}-V_{os}$  becomes established

at the end of the bit line BL<sub>k</sub>, in which case the control by the operational amplifier 25 fails. For further reading of the selected memory cell 3, this would have the great drawback that the usable output signal I<sub>out</sub> from the sense amplifier 10 5 is reduced.

However, because it is not always possible, for example due to the variation in the offset voltage V<sub>os</sub>, to adjust the compensation current I<sub>comp</sub> to the ideal value, for example because trimming or self-calibration would be too complex, the 10 value of I<sub>comp</sub> is possibly adjusted to be sufficiently greater than the ideal value.

According to Kirchhoff's laws, the current

$$I_{diff} = \frac{V_{os}}{R_{par'} \parallel R_C} - I_{comp}$$

would then drain via the transistor sequence T<sub>1</sub>, T<sub>2</sub>, and T<sub>3</sub> to 15 the output of the sense amplifier 10, having been amplified in the factor 10, however. This could sometimes result in the output current I<sub>out</sub> produced making detection of the digital value "0" or "1" impossible on the sense amplifier configuration 10 if the compensation current I<sub>comp</sub> is set too 20 high.

To avoid this offset problem, the calibration device 50 in the embodiment from Fig. 3 is thus constructed with switches SW1 and SW2 and with a transistor device T4 used as a current storage element. Before the reading operation, the switching device SW1 is closed, and the excess current  $I_{diff}$  flows into the transistor diode of the transistor device T4. The switch SW2 for the output area 14 is not closed in this case, but rather is open.

As the reading cycle progresses, the switch SW1 is then opened and the switch SW2 is closed. The voltage which has built up across the gate capacitor CG4 in the transistor device T4 when the switch SW1 is closed is maintained in this case. When the switch SW1 has been opened, the transistor device T4 now operates as a current store and delivers the storage current  $I_{store}$ . The transistor device and in particular the gate capacitor CG4 are now used as a current source and will thus remove the excess current  $n \times I_{diff}$  from the output node of the amplifier configuration 10.

The reading operation then proceeds as follows: before reading, all the cells 3 on the selected bit line BLk are at the equipotential voltage  $V_{eq}$  via the transversely running word lines. The equalization or compensation current  $I_{comp}$  is used to prescribe a correspondingly high current so that the operational amplifier 25 remains at the appropriate operating

point in order to adjust the bit line BLk to approximately  $V_{eq}-V_{os}$  and keep it there for the rest of the reading operation as well.

When the switch SW1 is closed, the excess current  $n \times I_{diff}$  5 drains into the diode in the transistor device T4. The switch SW2 remains open in order not to disturb the calibration state.

Next, the switch SW1 is opened, and as soon as this has happened the switch SW2 is closed and the memory cell is 10 selected using the associated word line WLi, as shown in Fig. 3. The selected bit line BLk is now at the equipotential voltage  $V_{eq}$  merely via the parallel resistance  $R_{par'}$ , and is at the word line voltage or reading voltage  $V_{wl}$  via the cell resistance  $R_c$  of the selected memory cell 3.

15 Because the operational amplifier 25 continues to hold the voltage at the end of the selected bit line BLk at the value  $V_{eq}-V_{os}$ , Kirchhoff's law can be considered only in a first approximation for the currents on the node 7a of the bit line BLk. The control of the operational amplifier 25 implies that 20 the parallel current  $I_{par}$  remains approximately constant. The compensation current  $I_{comp}$  has likewise been prescribed to be constant at this time.

As a result of the changeover from the equipotential voltage  $V_{eq}$  to the word line voltage  $V_{wl}$ , the comparatively small current  $V_{os}/R_c$  drops away parallel to  $I_{par}$ . Instead, approximately the larger cell current  $I_c = (V_{eq}-V_{wl})/R_c$  now 5 acts upon the bit line node 7a of the selected bit line BLk due to the selected memory cell 3. Since  $I_{par}$  and  $I_{comp}$  are constant, the cell current  $R_c$  has to drain virtually completely via the source follower T1. In this context, the cell current  $I_c$  can still be amplified by the factor  $n$  via the 10 current mirror or the amplification device 40. Since the current store 54 or T4 removes [lacuna] via the storage current  $I_{store}$  to the excess current  $I_{diff}$  from the output area 14 of the sense amplifier configuration 10, the cell current  $I_c$  amplified by the factor  $n$ , in a first 15 approximation, flows via the closed switch SW2 from the output of the sense amplifier configuration 10.

The configuration works in a similar manner for negative offset voltage  $V_{os}$  as well. In this context, the operational amplifier 25 controls the voltage on the selected bit line BLk 20 to approximately the value  $V_{eq}+V_{os}$ . The only important factor in this context is that the operational amplifier 25 in the compensation voltage source device 20 is situated in a working control loop. This is ensured in this case even without the presence of the compensation current source device 30 and the 25 corresponding compensation current  $I_{comp}$ . However, the

arithmetic sign of  $V_{os}$  is not necessarily known in this case, which implies that  $I_{comp}$  should possibly always be necessarily introduced. This is not a problem, however, so long as the current store 54 in the calibration device 50, particularly 5 the switch SW1 and the transistor device T4, can be used to compensate for the excess current  $I_{diff}$ .

The following aspects are particularly important with respect to the present invention:

- The offset voltage  $V_{os}$  of the compensation voltage source device 20 and particularly of the operational amplifier 25 present therein is of no significance to the reading operation.
- The compensation current source device 30 and particularly the compensation current  $I_{comp}$  can be used to hold the circuit 15 for all offset voltage  $V_{os}$  [lacuna] the respective amplification device 25 at a working operating point.
- The compensation current source device 30 and the compensation current  $I_{comp}$  can be permanently set or calibrated.

- The current store 54 in the calibration device 50 and particularly the switching device SW1 and the transistor device T4 compensate for excess compensation currents  $I_{diff}$ .

- For exact calibration of the compensation current  $I_{comp}$  on 5 the basis of the offset voltage  $V_{os}$ , the current store can be dispensed with as a result of the elements SW1 and T4.

- The reading circuit can be implemented very quickly by virtue of the simple timing for the switches SW1 and SW2.

Fig. 4 shows another embodiment of the present inventive sense 10 amplifier configuration. In this case, elements that are identical or have the same action with respect to the embodiments described up to now are provided with identical references and are not explained in further detail at this point.

15 In the embodiment provided in Fig. 4, the operational amplifier 25 provided in the compensation voltage source device 20 controls the voltage of the selected bit line BLk not using a source follower, but rather directly using a PMOS transistor T2 in the amplifier device 40, in which case 20 sufficient compensation for the control loop is required. In this context, the PMOS transistor T4 does not need to be produced externally, for example in an external amplifier

device 40, but rather can also be regarded as part of the output stage of the operational amplifier 25 in the compensation voltage source device 20 if appropriate. In addition, the circuit shown in Fig. 4 can also be produced 5 using NMOS transistors in a complementary manner. In this case, the following points then need to be observed, however, namely keeping the voltage on a selected bit line BLk constant, eliminating the offset problems and the amplifier by virtue of the compensation current source device 30, and also 10 eliminating the compensation current  $I_{comp}$ , and compensating for excess compensation current by virtue of a corresponding current store 54 and corresponding elements SW1 and T4.